IEEE/ICACT20250085 Slide.08        [Big Slide]       Oral Presentation
The configuration is as shown in Figure 4. This is a simulation configuration diagram combining the package model (s342p) and the DDR channel model (s8p). The Siemens EDA HyperLynx DDR5 model was used as the input/output IBIS buffer model. The models used were IBIS-AMI models ddr5_generic_ctrl.ibs and ddr5_generic_ dram.ibs.

[Go to Next Slide]
Select Voice: