IEEE/ICACT20210153 Slide.10        [Big Slide]       Oral Presentation
This table shows the updated figures. It is apparent that the measurements of the channel output can take only a small number of different values, which is beneficial for the implementation: plus minus 1.00 in a process with one quantization bit, plus minus 1.00 and plus minus 3.91 in a process with two quantization bits, and so on. The estimated channel coefficients, the entries of H, are also coarsely quantized to reduce the computation cost in the receiver. I shall now review the major operations of the receiver algorithm implemented in fixed-point arithmetic with reduced precision.

[Go to Next Slide]
Select Voice: