IEEE/ICACT20260052 Slide.10        [Big Slide]       Oral Presentation
To enable future edge deployment, we propose a conceptual FinFET-compatible architecture. The AI pipeline is mapped into three main logic modules: denoising, segmentation, and quantification. This design emphasizes low power consumption and hardware efficiency, suitable for medical edge devices.

[Go to Next Slide]
Select Voice: