www.icact.org

Member Login

TACT Journal Homepage

Call for Paper

Committee

Find My Paper

Author Homepage

Statistics & History

Welcome Message

Paper Procedure

FAQ

Paper Archives

Outstanding Papers

Program & Proceedings

Presentation Platform

Hotel & Travel Info

Photo Gallery

Scheduler Login

Seminar

Archives Login

Sponsors

Virual Oral Question and Answer


IEEE/ICACT20240052 Question.1 Questioner: mingannchung@ntut.edu.tw 2023-12-22 오후 5:23:51	IEEE/ICACT20240052 Answer.1 Answer by Auhor mingannchung@ntut.edu.tw 2023-12-22 오후 5:23:51
What challenges are associated with the CMOS process in chip antenna design, and how does this paper address them?	The CMOS process poses challenges for chip antenna design, mainly due to the short distance between metal layers leading to lower gain and radiation efficiency, and the silicon substrate causing interference and inefficient antenna radiation propagation. The paper addresses these issues by employing a Vivaldi-like antenna structure. This design reduces losses and improves efficiency. Moreover, the antenna connects Metal 6 and Metal 1 layers to mitigate the detrimental effects of the dielectric constant and resistivity of the substrate on antenna gain.

Select Voice