www.icact.org

Member Login

TACT Journal Homepage

Call for Paper

Committee

Find My Paper

Author Homepage

Statistics & History

Welcome Message

Paper Procedure

FAQ

Paper Archives

Outstanding Papers

Program & Proceedings

Presentation Platform

Hotel & Travel Info

Photo Gallery

Scheduler Login

Seminar

Archives Login

Sponsors

Virual Oral Question and Answer


IEEE/ICACT20230038 Question.2 Questioner: p2109422@mpu.edu.mo 2023-02-13 오후 1:20:03	IEEE/ICACT20230038 Answer.2 Answer by Auhor wxtdsg@mail.ustc.edu.cn 2023-02-13 오후 1:20:03
In your neural network model, how much is the difference in latency with and without an FPGA accelerator?	General hardware accelerators are difficult to benefit from dynamic architectures, due to the significant irregularities introduced by the redundancy elimination at runtime. Our FPGA accelerator can efficiently process the optimized model and reduce the lantency from 10.6ms to 3.9ms.

Select Voice