www.icact.org

Member Login

TACT Journal Homepage

Call for Paper

Committee

Find My Paper

Author Homepage

Statistics & History

Welcome Message

Paper Procedure

FAQ

Paper Archives

Outstanding Papers

Program & Proceedings

Presentation Platform

Hotel & Travel Info

Photo Gallery

Scheduler Login

Seminar

Archives Login

Sponsors

Virual Oral Question and Answer


IEEE/ICACT20260320 Question.3 Questioner: zhaoyb@dsp.ac.cn 2026-02-09 오후 4:16:02	IEEE/ICACT20260320 Answer.3 Answer by Auhor zhaozx@dsp.ac.cn 2026-02-09 오후 4:16:02
The paper mentions that GCCache is also applicable to 400 Gbps applications. As the bandwidth doubles, the requirements for clock frequency or parallel pipeline width become more stringent. At these higher rates, can the current settings still achieve timing convergence? Would it require additional clock cycles?	A 400Gbps RNIC typically uses a frequency of 500Hhz and a bus bit width of 1024 bits. If 1024B packets are processed at line speed, the cache needs to return data within 8 clock cycles (in the case of a cache hit). In theory, our cache can still meet the processing requirements of a 400G RNIC. Our team is currently developing a 400G RNIC.

Select Voice