Now 1344 visitors
Today:0 Yesterday:0
Total: 127677 212S 50P 5R
2026-10-20, Week 43
Member Login
TACT Journal Homepage
Call for Paper
Committee
Find My Paper
Author Homepage
Statistics & History
Welcome Message
Paper Procedure
FAQ
Paper Archives
Outstanding Papers
Program & Proceedings
Presentation Platform
Hotel & Travel Info
Photo Gallery
Scheduler Login
Seminar
Archives Login
Sponsors




















IEEE/ICACT20260323 Question.7
Questioner: zhaozx@dsp.ac.cn    2026-02-10 ¿ÀÈÄ 4:55:20
IEEE/ICACT20260323 Answer.7
Answer by Auhor wangsy@dsp.ac.cn   2026-02-10 ¿ÀÈÄ 4:55:20
Why did you use "unified ring DDR_data + two-level DDR_idx"? What was the most crucial design motivation? The unified DDR_data ring enables sequential writes for all cloned packets, which matches DRAM¡¯s strength. The two-level DDR_idx avoids per-packet random metadata in large flat tables and avoids pointer chasing in linked lists. Together, they reduce random DRAM accesses, improve row-buffer locality, and keep repair readbacks as long coalesced bursts, which is essential for 100Gb/s.

Select Voice